2

3

5

15

13

16

17

20

21

23 24

26

27

The Examiner's rejection of dependent claim 11 also relies upon U.S. Patent No. 5,937,320 ("Andricacos").

In rejecting apparatus claims 1-12, the Examiner has argued that it would have been obvious to form the claimed apparatus by modifying Farnworth's integrated circuit structure by creating triple metal layers to form bump electrodes in the manner taught by Hosomi. In support of such rejection, the Examiner states that Farnworth's integrated circuit structure includes a "semiconductor wafer (fig 1 and fig 2 numeral 16) having an upper surface, the semiconductor wafer having a plurality of identical die (fig 1 numeral 18) formed inside." However, Applicants submit that the Examiner has misunderstood the Farnworth disclosure. In Figs. 1 and 2 of Farnworth, the semiconductor wafer is identified by reference numeral 12, and not by reference numeral 16. Item 16 is instead an interconnect substrate which does not include identical die; see Farnworth, col. 3, lines 25-37. Interconnect substrate 16 is used to make temporary, rather than permanent, contact with electrode pads on separate semiconductor wafers. Also, the Examiner states in the Office Action that Farnworth's structure includes "a patterned layer of interconnect metal (fig 2 layer 32) formed upon the upper surface of the semiconductor wafer ...". However, Farnworth's metal layer identified by reference numeral 32 represents "conductors 32 formed on the interconnect substrate 16" (see Farnworth, col. 4, lines [20-22], and not any interconnect metal formed upon semiconductor wafer 12. Likewise, the connection pads 26 referenced by the Examiner within the Office Action are contact pads formed on interconnect substrate 16, and not pads formed on semiconductor wafer 12. In contrast, the "patterned layer of interconnect metal" recited by pending claim 1 is "formed upon the upper surface of the semiconductor wafer". Thus, Farnworth does not disclose or suggest a patterned layer of interconnect metal upon the upper surface of the semiconductor wafer itself.

The Examiner concedes within the Office Action that Farnworth does not mention the formation of a triple metal layer to form bump electrodes. The Examiner therefore relies upon Hosomi and argues that it would have been obvious to substitute the barrier metal layer (5) of Hosomi, formed of thin metal films 5a, 5b, and 5c, in place of Farnworth's interconnect metal layer 32. Even if such a combination of the references were "obvious", as contended by the



Examiner, the resulting substitution would not provide Applicants' claimed invention. Claim 1 calls for a patterned layer of interconnect metal formed upon the upper surface of the semiconductor wafer including connection pads; a patterned layer of nickel plated over each connection pad; a patterned layer of palladium plated over the patterned layer of nickel above each connection pad; and a patterned layer of gold plated over the patterned layer of palladium above each connection pad. Thus, even if the interconnect metal layer 32 formed by Farnworth on interconnect substrate 16 were replaced by Hosomi's barrier metal layer 5, the resulting stacked metal structure would not be formed upon the upper surface of the semiconductor wafer, as recited by pending claim 1.

Even if it were argued that it was somehow obvious to form Hosomi's barrier metal layer 5 upon interconnect pads disposed upon the upper surface of an actual semiconductor wafer containing a plurality of identical die, claim 1, as amended above, requires that the patterned layer of nickel be "in direct contact with the underlying connection pads" that are formed by the patterned layer of interconnect metal that is provided upon the upper surface of the semiconductor wafer. In contrast, Hosomi teaches that a titanium (Ti) layer 5a is formed over electrode pad 2, and then a nickel (Ni) layer 5b is formed over the titanium layer 5a.

Hosomi's titanium layer 5a therefore prevents nickel layer 5b from being in direct contact with the underlying aluminum electrode pad 2. Thus, the use of Hosomi's barrier metal layer 5 over an interconnect metal layer of a semiconductor wafer nonetheless fails to provide the invention recited by claim 1.

Pending dependent claims 2-5 and 7-12 all depend from claim 1; accordingly, all of such dependent claims should be allowable for the same reasons set forth above in regard to claim 1.

Pending process claims 13-17 and 19-24 have been rejected by the Examiner under 35 U.S.C. §103(a) as describing subject matter considered by the Examiner to be obvious from Farnworth in view of Hosomi and Andricacos. The Examiner cited Andricacos to support the argument that it would have been obvious to use electroless plating to form the barrier metal layers of Hosomi. However, claim 13 recites a process including the step of forming a

patterned layer of gold by electroless plating over the patterned layer of palladium above each connection pad. The Hosomi process includes the formation of a gold (Au) bump, identified by reference numeral 6 in Fig. 1; gold bump 6 of Hosomi is used for mounting a semiconductor device to a TAB (tape-automated-bonding) tape. It is simply not possible to use the method of electroless plating for gold deposition, and still achieve the thickness that is required to form gold bump 6. It would therefore not be obvious to modify the fabrication process described by Hosomi to use electroless plating to form Hosomi's gold bump 6.

In conjunction with the Examiner's rejection of claim 13, the Examiner again argues (at page 6 of the Office Action) that Farnworth's integrated circuit structure includes a "semiconductor wafer (fig 1 and fig 2 numeral 16) ... having a plurality of identical die (fig 1 numeral 18) formed inside", as well as "a patterned layer of interconnect metal (fig 2 layer 32) formed upon the upper surface of the semiconductor wafer ...". Applicants have already noted above that reference numeral 16 is an interconnect substrate rather than a semiconductor wafer having a plurality of identical die, and that Farnworth's metal layer 32 are conductors formed on interconnect substrate 16. In addition, Applicants have already pointed out that the connection pads 26 again referenced by the Examiner on page 6 of the Office Action are contact pads formed on interconnect substrate 16, and not pads formed on semiconductor wafer 12. In contrast, claim 13 recites the step of forming a patterned layer of interconnect metal upon the upper surface of the semiconductor wafer that contains the plurality of identical die. Thus, Farnworth does not disclose or suggest a process that includes the step of forming a patterned layer of interconnect metal upon the upper of interconnect metal upon the upper surface of the semiconductor wafer itself.

Once again, even if it would somehow have been obvious to form Hosomi's barrier metal layers 5a, 5b, and 5c above Farnworth's interconnect metal layer 32, the result would not provide or suggest the process recited by pending claim 13. Claim 13 recites a process including the step of forming a patterned layer of interconnect metal upon the upper surface of the semiconductor wafer, thereby providing connection pads, and then forming a patterned layer of nickel by electroless plating over each connection pad. Thus, even if Hosomi's process of forming barrier metal layer 5 were applied over the interconnect metal layer 32 formed by

Farnworth on interconnect substrate 16, the resulting process would not be practiced upon the upper surface of the semiconductor wafer, as recited by pending claim 13. 3 Similarly, even if it were argued that it was somehow obvious to apply Hosomi's barrier metal layer process over interconnect pads disposed upon the upper surface of an actual 5 semiconductor wafer containing a plurality of identical die, claim 13, as amended above, requires the step of electroless plating the nickel layer over each connection pad such that the batterned layer of nickel is in direct contact with the underlying connection pads. However, as mentioned above, Hosomi requires that a titanium (Ti) layer 5a be formed over aluminum electrode pad 2 before the nickel (Ni) layer 5b is formed over the titanium layer 5a. Thus, Hosomi's titanium layer 5a prevents nickel layer 5b from being in direct contact with Hosomi's underlying aluminum electrode pad 2, as contrasted with the process recited by claim 13. 11 12 Pending dependent claims 14-17 and 19-24 all depend from claim 13; accordingly, all of such dependent claims should be allowable for the same reasons set forth above in regard to 13 claim 13. 14 15 Having now fully responded to the Office Action, Applicants respectfully submit that the pending claims patentably distinguish over the cited references, and that the application is 16 17 now in condition for allowance, which action is earnestly requested. 18 Respectfully submitted, CAHILL, SUTTON & THOMAS P.L.C. 19 20 Reg. No. 28,801 22 l 55 Park One 23 2141 East Highland Avenue Phoenix, AZ 85016 Ph. (602) 956-7000 Fax (602) 495-9475 25 5833-A-13 26

21

27

28



## We claim:

[18

1. An integrated circuit structure comprising in combination:

a. a semiconductor wafer having an upper surface, the semiconductor wafer having a plurality of identical die formed therein, each of the identical die having a plurality of semiconductor devices formed therein upon the surface of the semiconductor wafer;

b. a patterned layer of interconnect metal formed upon the upper surface of the semiconductor wafer for electrically interconnecting the plurality of semiconductor devices formed within each such die, said patterned layer of interconnect metal including connection pads for making electrical connection to circuitry external to the semiconductor wafer;

c. a patterned layer of nickel plated over each connection pad for mechanically and electrically bonding to the interconnect metal forming such connection pad, the patterned layer of nickel being in direct contact with the underlying connection pads;

d. a patterned layer of palladium plated over the patterned layer of nickel above each connection pad for preventing the nickel from diffusing outwardly through the palladium during subsequent heating cycles; and

e. a patterned layer of gold plated over the patterned layer of palladium above each connection pad to facilitate the joinder of such connection pad with a connection element.

2. The integrated circuit structure recited by claim 1 wherein said connection element is a gold bump.

3. The integrated circuit structure recited by claim 1 wherein said connection element is a gold wire bond.

4. The integrated circuit structure recited by claim 1 wherein said connection element is a solder bump.

5. The integrated circuit structure recited by claim 1 wherein said connection element is a

27

28

nickel bump.

1

- The integrated circuit structure recited by claim 1 wherein, upon each of said die, two of said connection pads are disposed within 5 micrometers of each other.
- 8. The integrated circuit structure recited by claim 1 wherein said patterned layer of nickel has a thickness that lies in the range of 0.5 micrometers and 20 micrometers.
- 9. The integrated circuit structure recited by claim 1 wherein said patterned layer of palladium has a thickness that lies in the range of 0.1 micrometers and 5 micrometers.
- 10. The integrated circuit structure recited by claim 1 wherein said patterned layer of gold has a thickness that lies in the range of 0.03 micrometers and 2 micrometers.
- 11. The integrated circuit structure recited by claim 1 wherein said patterned layer of interconnect metal is formed of copper.
- 12. The integrated circuit structure recited by claim 1 wherein said patterned layer of interconnect metal is formed of aluminum.
- 12. A process for forming connection pads on a plurality of integrated circuit die formed in a semiconductor wafer, the semiconductor wafer having an upper surface, each of the integrated circuit die having a plurality of semiconductor devices formed therein upon the surface of the semiconductor wafer, said process including the steps of:
- a. forming a patterned layer of interconnect metal upon the upper surface of the semiconductor wafer for electrically interconnecting the plurality of semiconductor devices formed within each such integrated circuit die, said patterned layer of interconnect metal including connection pads for making electrical connection to circuitry external to the semiconductor wafer;

- 10 -



- b. following step a., forming a patterned layer of nickel by electroless plating over each connection pad for mechanically and electrically bonding to the interconnect metal at each such connection pad, the patterned layer of nickel being in direct contact with the underlying connection pads;
- c. following step b., forming a patterned layer of palladium by electroless plating over the patterned layer of nickel above each connection pad for preventing the nickel from diffusing outwardly through the palladium during subsequent heating cycles; and
- d. following step c., forming a patterned layer of gold by electroless plating over the patterned layer of palladium above each connection pad to facilitate the joinder of such connection pad with a connection element.
- 13 14. The process recited by claim 13 including the further step of joining a gold bump to the patterned layer of gold above at least one of said connection pads.
- 14.15. The process recited by claim 18 including the further step of joining a gold wire bond to the patterned layer of gold above at least one of said connection pads.
- 15. The process recited by claim 18 including the further step of joining a solder bump to the patterned layer of gold above at least one of said connection pads.
- 12. The process recited by claim 13 including the further step of joining a nickel bump to the patterned layer of gold above at least one of said connection pads.
- W. The process recited by claim 13 wherein, upon each of said integrated circuit die, at least two of the connection pads are formed within 5 micrometers of each other.

19. 20. The process recited by claim 13 wherein said step of forming a patterned layer of nickel produces a nickel layer having a thickness that lies in the range of 0.5 micrometers and 20 micrometers.

30.21. The process recited by claim 13 wherein said step of forming a patterned layer of palladium produces a palladium layer having a thickness that lies in the range of 0.1 micrometers and 5 micrometers.

21. The process recited by claim 13 wherein said step of forming a patterned layer of gold produces a gold layer having a thickness that lies in the range of 0.03 micrometers and 2 micrometers.

22. The process recited by claim 13 wherein said step of forming a patterned layer of interconnect metal upon the upper surface of the semiconductor wafer for electrically interconnecting the plurality of semiconductor devices includes the step of forming such patterned layer of interconnect metal from the metal copper.

23.24. The process recited by claim 13 wherein said process includes the further step of heating the semiconductor wafer following the step of forming the patterned layer of gold in order to thermal cycle the plurality of semiconductor devices formed within each such integrated circuit die.